MULTICORE PROGRAMMING

(Dis)ordered data structures

Lecture 3

Trevor Brown

ANNOUNCEMENTS

- Reminder: Al due soon
- A2 to be released soon!

MODELING PERFORMANCE ON A REAL SYSTEM

- Processor caches largely determine performance
 - Last-level cache is most important
 - (Memory is 10-100x slower)
- Cache lines accessed by only one thread
 - Cheap to access (even exclusive mode creates no contention)
- Read-only cache lines accessed by many threads
 - Cheap to access (shared mode allows concurrency)
- Cache lines accessed by many threads and often modified
 - Expensive to access (exclusive mode **blocks** other threads)
 - Possibly susceptible to false sharing



RECALL: PADDED SHARDED COUNTER PERFORMANCE

- Timed experiment comparing naïve sharding with a padded counter
- Pretty good scaling

Can we make this even faster?



ENTERING THE DANGER ZONE

To learn about instruction reordering and weak memory models...

93	class counter5 {	
94	private: Because this is	
95	struct padded_vint	
96	atomic <int> v;</int>	
97	char padding[64-sizeof(atomic	c <int>)];</int>
98	};	mov edx, 1
99	<pre>padded_vint data[MAX_THREADS]; 14</pre>	lock xadd DWORD PTR [rsp-120], edx
100	public:	add r8d, edx
101	counter5() {4 lines }	
105	int increment(int threadID) {	instruction!
106	return data[threadID].v++;	
107	}	But each thread only modifies <u>its</u>
108	int get() {6 lines }	own sub counter!
114	َ };	
	So, FAA is not needed for	
	increments to be atomic relative to other increments!	(We aren't worrying about <i>get</i> operations for now)

	ATTEMPT 1	: BREAK ++ IN	TO LOAD & STORE
131	class counter6 {	Guesses re: change	Result: 10x slowdown! Why?
132	private:	in performance?	
133	struct padded	vint {	mov eax, DWORD PTR [rsp-120]
134	atomic <in< td=""><th>t> v;</th><td>add eax, 1</td></in<>	t> v;	add eax, 1
135	volatile	char padding[64-s	add r8d, eax
126			mov DWORD PTR [rsp-120], eax
TOD		17	mfence
137	padded_vint d	ata[MAX_THREADS];	
138	public:		No FAA ("lock xadd"), but there is an
138 139	<pre>public: counter6() {.</pre>	4 lines }	No FAA ("lock xadd"), but there is an mfence added by the compiler
138 139 143	<pre>public: counter6() {. int_increment</pre>	4 lines } (int threadID) {	No FAA ("lock xadd"), but there is an <u>mfence</u> added by the compiler What is this?
138 139 143 144	<pre>public: counter6() {. int increment int val =</pre>	<pre>4 lines } (int threadID) { data[threadID].v;</pre>	No FAA ("lock xadd"), but there is an <u>mfence</u> added by the compiler What is this?
138 139 143 144 145	<pre>public: counter6() {. int increment int val = data[thre</pre>	4 lines } (int threadID) { data[threadID].v; adID].v = val + 1;	No FAA ("lock xadd"), but there is an <u>mfence</u> added by the compiler <u>What is this?</u>
138 139 143 144 145 146	<pre>public: counter6() {. int increment int val = data[thre return va</pre>	<pre>4 lines } (int threadID) { data[threadID].v; adID].v = val + 1; l;</pre>	No FAA ("lock xadd"), but there is an <u>mfence</u> added by the compiler What is this?
138 139 143 144 145 146 147	<pre>public: counter6() {. int increment int val = data[thre return va }</pre>	<pre>4 lines } (int threadID) { data[threadID].v; adID].v = val + 1; l;</pre>	No FAA ("lock xadd"), but there is an <u>mfence</u> added by the compiler <u>What is this?</u>
138 139 143 144 145 146 147 148	<pre>public: counter6() {. int increment int val = data[thre return va } int get() {</pre>	<pre>4 lines } (int threadID) { data[threadID].v; adID].v = val + 1; l; .6 lines }</pre>	No FAA ("lock xadd"), but there is an mfence added by the compiler What is this?

INSTRUCTION REORDERING

- When you write code, are the lines of code executed in the order you write them?
- Compiler can reorder your code!
 (as long as doing so wouldn't break sequential code)
- Processor can **also** reorder your code

- Before atomics, we used explicit **mfence** instructions to prevent this (__sync_synchronize in GCC)
- On modern Intel and AMD, the only permitted reordering is taking a read that is **after a write**, and moving it so it is now **before the write**
- This is called "read before write" reordering (and it helps hide cache miss latency)
- Both compiler and processor reordering are prevented by using C++ atomics as shown

Not a concern if you **always** lock objects before accessing them – locks are specifically designed prevent reordering!

(In this case, **no need** to use atomic types for fields protected by locks!)

ATTEMPT 1: BREAK ++ INTO LOAD & STORE



ATTEMPT 2: EXPLICITLY ALLOW REORDERING

131	class c	ounter6 {	Unreasonably	deep insight: we don't actually	
132	private: care about inst		ructions being reordered here		
133	str	<pre>uct padded_vint {</pre>			
134		atomic <int> v;</int>		Use atomic::load() and	
135		volatile char pad	lding[64-sizeof(atomic::store() with argument	
136	};			memory_order_relaxed	
137	padded_vint_data[MAX_THREADS]; This tells the compiler we don't need				
138	public:			or want an mfence there	
139	counter6() {4 lines }				
143	int	increment (int thr	eadID) {		
144		<pre>int val = data[th</pre>	readID].v.load(memory_order_relaxed);	
145		data[threadID].v.	store(val + 1, n	<pre>memory_order_relaxed);</pre>	
146		return val;	12		
147	}		13 mc	ov edx, DWORD PIR [rsp-120]	
148	int	get() {6 lines		d r8d edx	
154	};		16 mc	DWORD PTR [rsp-120], ecx	



Takeaways: (1) fetch&add is much faster than a **write** followed by an **mfence**. (2) mfence is **so slow** that it's almost certainly faster to use an atomic exchange instruction (also called XCHG or SWAP) on x86/64 instead of a write+mfence.

HOW *<u>COULD</u>* YOU USE C++ ATOMICS

- atomic<int> x offers functions:
 - int r = x.load(memory_order)
 - x.store(new_value, memory_order)
- memory_order has **default value** of memory_order_seq_cst
 - If all accesses to shared variables use this, you get sequential consistency (as if there is no reordering)
- Other possible arguments:
 - memory_order_acquire and memory_order_release (used together)
 - If a thread p "acquires" data that another thread q "released", then p also sees the effects of anything else q did before releasing the data (difficult...)
 - memory_order_consume (poorly defined, probably deprecated, ignore!)
 - memory_order_relaxed (all reordering allowed!)

HOW *SHOULD* YOU USE C++ ATOMICS?

- Prevent all reordering by using the default memory_order_seq_cst
- C++14 specification 29.3, note 8:
 - "memory_order_seq_cst ensures sequential consistency only for a program that is free of data races and uses <u>exclusively</u> memory_order_seq_cst operations. <u>Any use</u> of weaker ordering will invalidate this guarantee unless extreme care is used."
- When the spec. says "extreme care," you should be terrified



ANOTHER APPROACH: **<u>APPROXIMATE</u>** OBJECTS

- Sometimes approximate results are enough for some applications!
 - Example: if a counter is used to decide when to **expand** a hash table (just to improve *performance --- no impact on hash table's correctness*)
- Could imagine an approximate counter ADT
 - Parameterized by an error constant c
- Abstract state is an integer, initially zero
- Operations
 - Increment: increases the abstract state by 1
 - ExactGet: returns the abstract state
 - Get: returns a value that is within ±cn of the abstract state, where n is the number of threads that access the counter

Just in case you want an exact answer

For typical use

AN APPROXIMATE COUNTER IMPLEMENTATION

- **Global** data: atomic<int64_t> globalCount
- <u>Per-thread</u> data: int64_t localCount
- Increment:
 - increments the thread's own **private** localCount
 - after the thread has done c · n increments, it does Fetch&Add(&globalCount, localCount) then sets its private localCount to 0

- Reduces contention on size vs F&A every time
- How far off can globalCount be from the true value?
 - $Error = c \cdot n^2$
 - Insignificant once counter value is large
 - (For c=10, 100 threads, error is 100k.
 After just 10M increments, this is 1% error)

How fast is this approach? You'll see in A2!

NEXT TOPIC

(Dis)ordered data structures

STACK OBJECT

Operations

- Push(key)
 - Pushes a key onto the stack
- Pop()
 - Returns the last key pushed onto the stack, if the stack is not empty
 - Otherwise, returns null

NAÏVE STACK IN C++

Data types

```
struct node {
    const int key;
    atomic<node *> next;
    node(int key, node * _next)
        : key( key), next( next) {}
};
struct stack {
    atomic<node *> top;
    stack() : top(NULL) {}
   void push(int key);
    int pop();
};
```

Operations

```
void stack::push(int key) {
    node * n = new node(key, top);
    top = n;
```

```
int stack::pop() {
   node * n = top;
   if (n == NULL) return EMPTY;
   top = n->next;
   return n->key;
```

Pop() leaks memory... more on this later...

EXAMPLE EXECUTION

- Push(17)
 - Read top
 - Create node
 - Change top
- Push(52)
- Push(24)
- Pop()
 - Read top and see node(24)
 - Change top to node(52) and return 24



WHAT CAN GO WRONG?



ANOTHER EXAMPLE



WHAT'S THE PROBLEM HERE?

- Algorithmic step 1: read the value(s) that determine what we will write
- Algorithmic step 2: perform the Write
- Anything that happens in between is **ignored / overwritten**!
- Reads and writes are not enough

A MORE POWERFUL PRIMITIVE

- Compare-and-swap (CAS)
- Atomic instruction implemented in most modern architectures (even mobile/embedded)
- Idea: a write that succeeds only if a location contains an "expected" value exp
- Semantics

```
CAS(addr, exp, new)
if (*addr == exp) {
    *addr = new;
    return true;
}
return false;
```



CAS-BASED STACK [TREIBER86]

```
void stack::push(int key)
node * n = new node(key);
while (true) {
   node * curr = top;
   n->next = curr;
   if (CAS(&top, curr, n)) return;
```

```
int stack::pop()
while (true) {
   node * curr = top;
   if (curr == NULL) return EMPTY;
   node * next = curr->next;
   if (CAS(&top, curr, next)) {
      return curr->key;
   }
```

Change top **from curr** to n

Change top **from curr** to curr->next



WHAT ABOUT FREEING MEMORY?

```
int stack::pop()
```

```
while (true) {
```

```
node * curr = top;
```

```
if (curr == NULL) return EMPTY;
```

```
node * next = curr->next;
```

```
if (CAS(&top, curr, next)) {
```

free(curr);

auto retval = curr->key;

return retval;

We disconnected a node from the stack! Why not call **free()** on it?

We are not locking before accessing nodes... Multiple threads might be accessing curr!



USING FREE CORRECTLY

- Must **delay** free(curr) until it is **safe**!
- When is it safe?
 - When **no other thread** has a pointer to curr
- There are memory reclamation algorithms designed to solve this
 - Hazard pointers, epoch-based reclamation, garbage collection (Java, C#)
 - Usually provide a **delayedFree** operation (plus some other operations)

Will see how to use such an algorithm in an assignment

• We won't worry about memory reclamation for now...

WHAT DOES THE STACK GUARANTEE?

- Correctness (safety): Linearizable
 - Every concurrent execution is equivalent to some valid execution of a sequential stack
 - (as long as we don't screw up memory reclamation)

WHAT DOES THE STACK GUARANTEE?

- Progress (liveness): Lock-free
 - Some thread will always make progress,
 even if some threads can crash
 - A crashed thread stops taking steps forever
 - Crashed threads are indistinguishable from very slow threads (because threads can be unboundedly slow)
 - Allows some threads to starve
 - But **not all** threads will starve
 - Algorithms are usually designed so starvation is <u>rare in practice</u>

REASONING ABOUT PROGRESS

- What can prevent progress in the stack?
 - Unbounded while loops
- When do we break out of a loop?
 - When we do a successful CAS
 - What can prevent a successful CAS?
 - A **concurrent** successful CAS by another thread p

```
void stack::push(int key)
```

```
node * n = new node(key);
while (true) {
  node * curr = top;
  n->next = curr;
  if (CAS(&top, curr, n)) return;
```

```
int stack::pop()
while (true) {
   node * curr = top;
   if (curr == NULL) return EMPTY;
   node * next = curr->next;
   if (CAS(&top, curr, next)) {
      return curr->key;
   }
}
```

MECHANICS OF PROVING PROGRESS

- Proof by contradiction
- Assume threads keep taking steps forever, but progress stops
- After some time t, no operation terminates, so everyone is stuck in a while loop
- To continue in their while loops, threads must continue to perform failed CASs forever after t
- Every failed CAS is concurrent with a successful CAS, which is performed by an operation that will not perform any more loop iterations
- Eventually, no running operation will perform loop iterations → contradiction!

RECAP

- Finishing up last class
 - Predicting performance on multicore machines revolves largely around the caches
- Instruction reordering
 - C++ atomics: relaxed memory orders --- fast but dangerous
 - Memory fences
- Important definition: lock-freedom
- Lock-free stack (implementation and progress proof sketch)